Quantcast
Channel: Raspberry Pi Forums
Viewing all articles
Browse latest Browse all 5273

General • Re: why does core 1 pause while core 0 writes flash?

$
0
0
The flash cannot run two commands in parallel so if it is writing/erasing the XIP is likely disabled completely and then reenabled. Maybe the code on second core could run if it was executed from RAM not flash.

Statistics: Posted by fanoush — Tue Jul 16, 2024 11:49 am



Viewing all articles
Browse latest Browse all 5273

Trending Articles